Stay Connected:

A full-day tutorial on VLSI Design Verification

C.P. Ravikumar It is an organizer’s delight when participants of an event show up on time or even a little earlier than the stipulated time. This was the case on March 24, when a full-day tutorial on the topic of “Design Verification with Verilog and System Verilog” was held in Bangalore. The event was organized